Abstract-Multilevel converters need voltage balancing to be able to generate an output voltage with high quality. Flying capacitor converter topology has a natural voltage balancing property. Voltage balance dynamics analytical research methods reported to date are essentially based on a frequency domain analysis using double fourier transform. These complicated methods are not truly analytical, which makes an understanding of parameter influence on time constants difficult. In this paper, a straightforward time domain approach based on stitching of switch intervals piece-wise analytical solutions to a DC modulated H-bridge flying capacitor converter is discussed. This method allows to obtain time-averaged discrete and continuous voltage balance dynamics models.
INTRODUCTION
Multilevel converters were developed as a result of a growing need for higher power converters, [1, 2] . In order to achieve this higher power rating, the voltage and current capabilities of the devices used in the converter need to be increased. Current insulated gate bipolar transistor (IGBT) technology extends up to 6.5 kV 900 A per switching device. Converters that make use of a series connection of switches, allow for the use of switches with reduced voltage ratings. These lower voltage switches have lower conduction losses and can switch at a higher frequency.
Higher switching frequencies and a smaller voltage step capability result in higher quality switching waveforms.
Flying capacitor multilevel converters are an attractive choice due to the natural voltage balance property. The balancing of the capacitors is driven by load current high order harmonics, [3, 4, 5, 6] . The capacitor voltage unbalance causes excessive energy dissipation in the converter load. Energy dissipation implies a resistive part in the load. So it can be intuitively seen that a load with a larger resistive part implies a faster balancing of the flying capacitors.
Flying capacitor converter voltage balance analysis methods are usually based on frequency domain transformations, [7] . The results of these analyses are not truly analytical and difficult to understand.
Reported flying capacitor converter analytical voltage balance research methods mostly deal with an AC modulation. By using the time domain analysis method, it's better to start from the DC modulation case. It can afterwards be extended to AC modulation. This paper focuses on the balancing of flying capacitors in the case where the time constant of the load is smaller than the pulse width modulation (PWM) period, pwm T .
Starting from this condition, the calculation of the time constant can be done in a straightforward way, by using only time domain system models.
A straightforward time domain approach that is based on "stitching" of analytical transient solutions for consecutive PWM period switching subintervals to derive a DC modulated flying capacitor converter voltage balance dynamics model was applied in [8] , assuming a inductance dominated load (load time constant L T larger than pwm T ). Using a small-parameter technique, a single phase three level flying capacitor converter was first studied in [8] . Surprisingly simple accurate expressions for a voltage balance time constant revealing the dependence on load parameters, carrier frequency, and normalized voltage command (duty ratio) were obtained.
In this paper, the case of a resistance dominated load is studied. Voltage balance dynamics for the resistance dominated load, resulting high current ripple, is analyzed under the pure resistive load assumption. This gives a lower boundary of voltage balance time constants. A switching period is comprised of six intervals, as can be seen from Fig.2 . In intervals 1, 2 and 3 ( Fig. 3) , at least one capacitor is connected to the power supply and the load. In interval 4, no capacitor is connected, so during this interval no balancing occurs. The duration of an interval can be deduced from the PWM carriers, Fig. 2: with T pwm the PWM period and D = V D /(V DC /2), the normalized DC voltage command.
III. 4-LEVEL FLYING CAPACITOR CONVERTER DYNAMICS MODELING

A. Dynamics for 1/3 < D < 1
For each switch interval, the flying capacitor converter can be modeled as a linear time invariant system. The 4-level single phase converter is a second order switched linear system with the capacitor voltages being the state variables. Therefore, for each switch interval, state equations can be derived for the capacitor voltage of both capacitors:
The state space matrix A and vector B are obtained by solving linear time invariant differential equations on individuals witching intervals. The topology in interval 1 ( Fig. 3(a) ) leads to following matrices:
For interval 2 ( By combining the equations for each interval, a discrete model is obtained "averaged" over a PWM period:
These matrices A and B depend on D, because the interval duration depends on D and these expressions are filled in the matrices A j and B j for each switch interval.
The real eigenvalues of matrix A can be used to deduce the continuous averaged system time constants. This methods gives a complicated expression. By using a further approximation, a shorter expression can be deduced. For pure resistive load, it is possible to do an approximation under a small-parameter assumption given by the inequality:
with T 1 and T 2 the time constants of voltage over capacitors C 1 and C 2 . This means there is no significant capacitor voltage change on a single PWM period. This small-parameter assumption does not include the load time constant, because the absence of inductance.
Suppose V DC = 0 and pre-charged capacitors at their normal voltage. This results in free capacitor discharge (homogenous system).
Assumption (10) leads to following equations for interval 1: 
B. Dynamics for 0 < D < 1/3
The voltage modulation strategy for 0 < D < 1/3 is depicted in Fig. 4 . The interval durations can be deduced from Fig. 4: Although conduction paths differ, the instantaneous equivalent circuit topology for switch intervals 5, 6 and 7 are the same as in 3, 1 and 2, respectively. This means the effect on the capacitor voltage is the same in the corresponding switch intervals. 
A. Dynamics modeling for 0 < D < 0.5
Corresponding topologies for each switch interval generating load voltage V DC =2 are depicted in Fig. 7 ; topologies for each switch interval generating zero load voltage, V L = 0, are depicted in Fig. 8 .
Duration of the switch intervals can be deduced from carriers in Fig. 6: Just like in the 4-level case, for every switch interval a linear time invariant system can be deduced with state equations (2) . As the instantaneous topologies are similar to those of the 4-level case, the same matrices A j and B j for corresponding switch intervals can be chosen. For switch intervals 1 and 5, there is no voltage supply in the topology, so B j is a zero vector in this case.
A similar homogeneous system as for the 4-level converter can be calculated and with assumption (10) a similar approximation can be made. This results in similar equations as (11)-(13) for each switch interval.
Combining these equations and filling in the time interval results in:
Resulting in approximated differential equations: For 0.5 < D < 1 topologies 2, 4, 6 and 8 are replaced by topology 9, Fig. 8(d) . Because the balancing of the capacitors is now totally independent, the dynamic modeling becomes almost trivial.
V. SIMULATIONS
Simulations were carried out with T pwm = 0:001s,
A. 4-level single phase simulations
A first simulation is depicted in Fig. 9 with both capacitors uncharged.
The instantaneous capacitor voltages are compared with the results of equations (17) and (18). There is a good correspondence between the theoretical model and the simulation. Both, differential and common mode, time constants show a good correspondence.
B. 3-level H-bridge simulations
With both capacitors uncharged in a 3-level H-bridge converter, only the common mode voltage variation is visible. The simulation of the common mode capacitor balancing for the 3-level H-bridge converter topology is depicted in Fig. 10 (both capacitors uncharged, common  mode) .
To see differential mode time constant, one capacitor is charged with V DC and the other is uncharged. The differential mode voltage variation is depicted in Fig. 11 (V C1 = 100V and V C2 = 0V , differential mode). This variation is of pure theoretical interest, because in normal operation mode, there won't be a difference between both capacitor voltages.
VI. CONCLUSIONS
A time domain approach to construct a family of flying capacitor converter dynamics models by stitching of analytical solutions for consecutive switching intervals is presented.
For DC modulation the model is linear time-invariant, which makes the dynamics analysis straightforward.
For 4-level single phase and 3-level H-bridge converter topologies, we obtained simple and accurate expressions for voltage balance time constants and capacitor voltage balance dynamics for the case of a resistive load by applying the small-parameter technique. The expressions for differential and common mode voltage balance time constants reveal the voltage balance rate's dependence on carrier frequency, capacitance of flying capacitors and the load.
